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Direct AC/DC Rectifier With Mitigated
Low-Frequency Ripple Through
Inductor-Current Waveform Control
Sinan Li, Member, IEEE, Guo-Rong Zhu, Member, IEEE, Siew-Chong Tan, Senior Member, IEEE,
and S. Y. (Ron) Hui, Fellow, IEEE
Abstract—In a rectification system with unity power factor, the
input power consists of a dc and a double-line frequency power
component. Traditionally, an electrolytic capacitor (E-Cap) is used
to buffer the double-line frequency power such that the dc output
presents a small voltage ripple. The use of E-Cap significantly limits
the lifetime of the rectifier system. In this paper, a differential ac/dc
rectifier based on the use of an inductor-current waveform control
methodology is proposed such that a single-stage direct ac/dc recti-
fication without the need of an E-Cap for buffering the double-line
frequency power, and a front-stage diode rectifier circuit can be
achieved. The feasibility of the proposal has been practically con-
firmed in an experimental prototype.
Index Terms—E-capless, LED, low-frequency ripple, rectifier,
single-stage, waveform control.
I. INTRODUCTION
UNITY power factor (PF), high efficiency, high reliability,compact size, and low cost are the typical desired fea-
tures of conventional ac/dc rectification systems. Traditionally,
electrolytic capacitors (E-caps) of large capacitance are used to
buffer the double mains frequency ripple current or power in the
intermediate stage between the ac input and the dc output. The
reduction of such ripple current or power is particularly impor-
tant in lighting and battery-charging applications because the
low-frequency current of 100 or 120 Hz could cause flickering
in lighting systems and is detrimental to the storage properties
of the batteries. Due to the relatively short lifetime of E-caps,
many research efforts have been devoted to develop ac–dc power
converter topologies without using E-caps [1]–[17]. Both active
[1]–[15] and passive [16], [17] approaches have been reported
in the recent literature.
For the active approach, an auxiliary circuit (typically com-
prising a bidirectional ac-dc switching circuit, an inductor, and a
capacitor) [1]–[11] can be added to conventional diode rectifier
Manuscript received February 26, 2014; revised May 11, 2014 and July 31,
2014; accepted September 9, 2014. Date of publication September 25, 2014; date
of current version March 5, 2015. This work was supported by the Hong Kong
Research Grant Council under Theme-based Research Project T22-715-12N.
Recommended for publication by Associate Editor T. Shimizu.
S. Li and S.-C. Tan are with the Department of Electrical and Electronic
Engineering, The University of Hong Kong, Hong Kong (e-mail: sean861031@
gmail.com; sctan@eee.hku.hk).
G.-R. Zhu is with the School of Automation, Wuhan University of Technol-
ogy, Wuhan 430070, China (e-mail: zhgr_55@hotmail.com).
S. Y. (R.) Hui is with the Department of Electrical & Electronic Engineering,
The University of Hong Kong, Hong Kong, and also with Imperial College
London, London SW7 2AZ, U.K. (e-mail: ronhui@eee.hku.hk).
Color versions of one or more of the figures in this paper are available online
at http://ieeexplore.ieee.org.
Digital Object Identifier 10.1109/TPEL.2014.2360209
or full bridge inverter to buffer the ripple power. The energy
stored in a capacitor is 0.5CV2C , where C is the capacitance and
VC is the capacitor voltage. In order to buffer the ripple power
with reduced capacitor size, the general principles include:
1) charging and discharging a relatively small nonelec-
trolytic capacitor to a relatively high capacitor voltage
in a separate ripple port [1], [3] in order to absorb the
ripple power as shown in Fig. 1;
2) decoupling the ac power by linking the auxiliary circuit to
either the ac input port [2], [4] or the dc ground [5], [11]
or another inverter leg [6], or the output dc port [9];
3) integrating the auxiliary circuit into a standard switched
mode converter [7] or switched mode rectifier [8];
4) shaping the input ac current in order to reduce the peak-to-
average current ratio [12]–[14] and simultaneously meet
the IEC harmonics requirements at a reduced PF;
5) storing the ripple power in an inductor instead of a
capacitor [15].
For the passive approach that does not use any fully controlled
active switches such as power MOSFETs, a large inductor is
usually used to limit the input power into the diode bridge from
the AC grid and thus the output current and power [16], [17].
A small valley-fill circuit [16] or more simply a small capacitor
[17] can be used to reduce the ripple power of the dc port.
Generally, some output current ripple is allowed because it has
been pointed out that the luminous flux variation arising from
the power fluctuation in an LED system can be reduced by
proper thermal design of the heatsink [18]. Such passive LED
systems are particularly suitable for outdoor applications and
have reached commercialization stage for LED street-lighting
systems.
In this paper, a direct (electrolytic-capacitor-free) ac/dc rec-
tifier with mitigated low-frequency ripple through the use of
an inductor-current waveform control is proposed. This method
is different from the capacitor voltage waveform control re-
ported in [19]. The proposed system allows the use of differ-
ential dc/dc converter topologies [20] to directly rectify power
from the ac source to the load (i.e., a single-stage ac/dc rec-
tification) without the need of the front-stage diode rectifier
circuit and the PFC converter. The proposed rectifier is capable
of automatically achieving PF correction without the need of a
large input filter. The inductor-current waveform control miti-
gates the double-line frequency current without the need for a
large capacitance in the system, thereby eliminating the need
for an E-Cap.
0885-8993 © 2014 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications standards/publications/rights/index.html for more information.
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Fig. 1. (a) Conceptual diagram of three-port model of an ac/dc rectifier and (b) a rectification system with parallel active filtering.
Fig. 2. Schematic of the differential rectifier system used for the inductor-
current waveform control.
II. PROPOSED DIRECT AC/DC RECTIFIER SYSTEM
A. Concept
Fig. 2 shows the general concept of the direct ac/dc dif-
ferential rectification system, in which two bidirectional dc/dc
converters are connected in a series-input and parallel-output
configuration [20]. Here, vc1 and vc2 are, respectively, the input
voltage of each of the two converters, whereby vc1 and vc2 are
in opposing polarity, and their difference is a pure sinusoidal
waveform that follows the shape of the input ac source vac . It
must be emphasized that
1) The proposed differential rectifier is in compliance with
existing requirements for typical single-stage ac/dc power
converters, e.g., conversion functionality, isolation, PF,
input/output filter requirement, etc. The front-stage diode
rectifier, large input filter, and the postregulation dc/dc
conversion stage are not required.
2) The input voltage of the two converters, vc1 and vc2 , can be
of many forms, as long as their differential value is equal
to the ac voltage source vac . This facilitates the use of
the waveform control technique, which allows the system
to concurrently achieve good-quality single-stage ac/dc
rectification and double-line frequency ripple mitigation
without the use of E-Cap.
3) In the case of adopting bidirectional dc/dc converters in
the proposed configuration, the bidirectional power flow
ability of the two converters implies both power recti-
fication and inversion capability of the proposed ac/dc
differential system.
B. Topology
The bidirectional dc/dc converters in Fig. 2 can be of any
type, depending on the required application. They can be con-
verters without (e.g., buck, boost, buck–boost, Cuk, Zeta) or
with galvanic isolation (flyback, push–pull, forward). In fact,
many existing rectifier topologies can be treated as two convert-
ers with a differential configuration. For instance, the widely
applied full-bridge PWM rectifier is functionally equivalent to
two bidirectional boost converters connected differentially, as
shown in Fig. 3. Fig. 3(a) shows a full-bridge rectifier, whose
input filter capacitors are formed by C1 and C2 . If the joint
point between C1 and C2 is connected to the dc ground, as indi-
cated by the dashed line, the full-bridge rectifier can be redrawn
in the form of the proposed differential rectifier configuration,
as given in Fig. 3(b). In other words, a full-bridge rectifier is
a boost type differential rectifier. The step-up property of the
boost converter ensures that the full-bridge rectifier can only
output a dc voltage with an amplitude higher than that of the ac
utility.
In this paper, a buck-type differential rectifier is used as a
case-study example to illustrate the concept (see Fig. 4). The
rectifier comprises two bidirectional buck converters connected
under the proposed differential configuration [20]. Here, C1 , C2 ,
and L1 , L2 are the input capacitors and output inductors for the
respective converter, and T1 − T4 are their power switches. In
this system, the upper converter is called the high-side converter
(formed by C1 , T1 , T2 , L1), and the lower converter is called
the low-side converter (C2 , T3 , T4 , L2). The rectifier is capable
of directly generating a dc voltage with amplitude either higher
or lower than the amplitude of the ac mains. The direct step-
down ability makes the buck differential rectifier an interesting
solution for applications where the dc output voltage is low since
the rectifier requires no further processing stage.
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Fig. 3. (a) Conventional full-bridge PWM rectifier and (b) its equivalent differential rectifier model configuration.
Fig. 4. Buck differential rectifier.
TABLE I
OPERATING STATES OF THE BUCK DIFFERENTIAL RECTIFIER
Switch T1 (high side) T2 (high side) T3 (low side) T4 (low side)
State
S1 OFF ON OFF ON
S2 OFF ON ON OFF
S3 ON OFF ON OFF
S4 ON OFF OFF ON
C. Operation of the Buck Differential Rectifier
The capacitor-voltage waveform control method is originally
proposed for differential inverters [19], the control of which
involves only the regulator for the ac side capacitor voltages vc1
and vc2 . In the case of the differential rectifier, a different set of
control variables and a different controller are needed.
Table I shows the four possible operating states S1 , S2 , S3 ,
and S4 of the buck differential rectifier in a complete line cycle
with respect to the ON/OFF states of the switches T1-T4 . The
corresponding equivalent circuits are given in Fig. 5. In order
to operate the rectifier properly, it must be highlighted that it is
not possible for the four states to exist at the same time in one
switching cycle, neither during positive line cycle nor during the
negative cycle. In the positive half of the line cycle, the possible
states are S1 , S2 , and S3 , and in the negative half of the line
cycle, the possible states are S1 , S3 , and S4 . This phenomenon
is caused by the unbalance of the instantaneous input power (dc
power plus a double-line frequency component) and the constant
output power. Take the positive line cycle as an example. In
this line cycle, the high-side converter is providing more power
than the dc side requires. In order to keep the output power
constant, the excessive energy has to be released back to the
ac side into C2 . Therefore, during the interval when ac power
is delivered through high-side converter (when T1 is ON), the
low-side converter always sinks power from output (T1 ON,
T3 is ON, S3 mode) without sourcing power to the output (T1
ON, T4 ON, S4 mode). The process is physically inevitable, no
matter what control techniques are used.
All possible operating conditions for switches T1 and T3
during the positive and negative half-line cycles are depicted in
Figs. 6 and 7.
The duty cycles of the rectifier must satisfy (1) such that dlow
(duty ratio of the low-side converter with respect to T3) is always
larger than or equal to dhigh (duty ratio of the high-side converter
with respect to T1) during the positive half-line cycle, and vice
versa. Here, only the positive half line cycle is examined since
the operation is similar between the positive and negative half
of the line cycle
⎧
⎪⎨
⎪⎩
vac > 0⇒ dlow > dhigh
vac < 0⇒ dlow < dhigh
vac = 0⇒ dlow = dhigh .
(1)
By setting d1 , d2 , d3 , and d4 as the ratios of the respective time
interval of each state S1–S4 shown in Fig. 7 over one switching
period, dlow and dhigh can be expressed as
dlow = d2 + d3 (2)
dhigh = d3 . (3)
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Fig. 5. Equivalent circuits of the buck differential rectifier in various operating states.
Fig. 6. Possible operation conditions during positive half-line cycle.
Fig. 7. Possible operation conditions during negative half-line cycle.
Assuming that the switching frequency is much higher than
the line frequency, the input ac source during a switching cycle
can be treated as a constant dc source. The symbol vac used
in Fig. 4 is hence modified as Vac in Fig. 5 to represent the dc
source property over the switching cycle in which it is examined.
Similarly, the ac line current over the switching cycle is assumed
to be a dc current source Iac . With this consideration, the capac-
itor currents of C1 and C2 will each comprise two components,
a high-frequency component (iC 1 and iC 2 , respectively), intro-
duced by the switching dynamics, and a dc component (IC 1 and
IC 2) introduced by the ac source. In performing the control,
the values for iC 1 and iC 2 will be determined by the waveform
control method.
The state-space-averaged equation of the buck differential
rectifier can be derived from Fig. 5 as
⎡
⎢
⎢
⎢
⎢
⎣
0
0
IC 1
IC 2
⎤
⎥
⎥
⎥
⎥
⎦
+
⎡
⎢
⎢
⎢
⎢
⎢
⎣
L1 0 0 0
0 L2 0 0
0 0 C1 0
0 0 0 C2
⎤
⎥
⎥
⎥
⎥
⎥
⎦
d
dt
⎡
⎢
⎢
⎢
⎢
⎣
iL1(t)
iL2(t)
vc1(t)
vc2(t)
⎤
⎥
⎥
⎥
⎥
⎦
=
⎡
⎢
⎢
⎢
⎢
⎣
−Ro −Ro d3 0
−Ro −Ro 0 d2 + d3
−d3 0 0 0
0 −(d2 + d3) 0 0
⎤
⎥
⎥
⎥
⎥
⎦
⎡
⎢
⎢
⎢
⎢
⎣
iL1(t)
iL2(t)
vc1(t)
vc2(t)
⎤
⎥
⎥
⎥
⎥
⎦
+
⎡
⎢
⎢
⎢
⎢
⎣
0 0
0 0
0 1
0 −1
⎤
⎥
⎥
⎥
⎥
⎦
[
vac(t)
iac(t)
]
(4)
where Ro is the load resistance, and iL1 and iL2 are the inductor
currents.
The steady-state-averaged equation of the rectifier can be
derived from (4), by setting diL 1dt = diL 2dt = dvC 1dt = dvC 2dt = 0,
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as
⎡
⎢
⎢
⎢
⎢
⎣
0
0
IC 1
IC 2
⎤
⎥
⎥
⎥
⎥
⎦
=
⎡
⎢
⎢
⎢
⎢
⎣
−Ro −Ro D3 0
−Ro −Ro 0 D2 + D3
−D3 0 0 0
0 −(D2 + D3) 0 0
⎤
⎥
⎥
⎥
⎥
⎦
×
⎡
⎢
⎢
⎢
⎢
⎣
IL1(t)
IL2(t)
Vc1(t)
Vc2(t)
⎤
⎥
⎥
⎥
⎥
⎦
+
⎡
⎢
⎢
⎢
⎢
⎣
0 0
0 0
0 1
0 −1
⎤
⎥
⎥
⎥
⎥
⎦
[
Vac(t)
Iac(t)
]
(5)
where IL1 , IL2 ,, VC 1 , VC 2 , D2 , and D3 are the steady-state
values of iL1 , iL2 , vC 1 , vC 1 , d2 , and d3 .
By solving (5), VC 1 , VC 2 , IL1 , and IL2 , can be derived as
⎧
⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎨
⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎩
VC 1 =
D2 + D3
D2
Vac =
Dlow
Dlow −Dhigh Vac
VC 2 =
D3
D2
Vac =
Dhigh
Dlow −Dhigh Vac
IL1 =
1
D3
(Iac − IC 1) = 1
Dhigh
I1
IL2 = − 1
D2 + D3
(Iac + IC 2) =
1
Dlow
I2
(6)
where I1 and I2 are the averaged input currents of the high side
(i.e., T1) and the low side (i.e., T3) converters, respectively.
From (6), the averaged output current and voltage of the
rectifier can be resolved as
⎧
⎪⎪⎨
⎪⎪⎩
Io = IL1 + IL2 =
1
Dhigh
I1 +
1
Dlow
I2
Vo = (IL1 + IL2)Ro =
(
1
Dhigh
I1 +
1
Dlow
I2
)
Ro.
(7)
It is found from (6) that VC 1 and VC 2 are coupled functions
of Dlow and Dhigh . Therefore, if VC 1 and VC 2 are chosen as
the control variables, the control is not straightforward since it
involves the operation of both converters simultaneously. Here,
Dlow and Dhigh cannot be resolved explicitly with respect to
VC 1 , VC 2 , and Vac since there is no unique solution. Therefore,
it is difficult to apply capacitor voltage waveform control.
On the other hand, inductor currents IL1 and IL2 are decou-
pled between the two converters and are independent functions
of Dlow and Dhigh , as can be seen in (6). The duty cycles of the
two converters can be easily resolved as
⎧
⎪⎪⎨
⎪⎪⎩
Dlow =
I2
IL2
Dhigh =
I1
IL1
.
(8)
Therefore, by choosing IL1 and IL2 as control variables for
the buck differential rectifier, the control becomes simple and
straightforward as compared with the original capacitor–voltage
waveform control [19] since the two current variables are fully
decoupled from one another.
III. APPLICATION OF THE GENERAL WAVEFORM CONTROL
METHOD TO THE PROPOSED DIFFERENTIAL RECTIFIER
A. General Waveform Control Method
For the proposed differential rectifier system, a general wave-
form control technique for mitigating the double-line frequency
power at the dc side of the circuit without using an E-cap, is pro-
posed. This method is evolved from the work described in [20],
which is originally developed for the full-bridge (boost-type
differential) inverters. The waveform control method described
here is general and applicable to any differential rectifier sys-
tems.
Traditionally, without waveform control, the two capacitor
voltages are in the form of
vc1 = Vd + 0.5Vmax sin(ωt) (9)
vc2 = Vd − 0.5Vmax sin(ωt). (10)
Due to the differential connection of C1 and C2 , their differ-
ential voltage is equal to the ac line voltage, i.e.,
vac = vc1 − vc2 = Vmax sin(ωt). (11)
The dc output io will inevitably contain a significant level of
double-line frequency current ripple io(2ω) as given in
io = Io + io(2ω ) . (12)
It is demonstrated in [20] that, given the operation waveforms
described in (9) and (10), the two capacitors C1 and C2 do not
contribute to the absorption of the double-line frequency power
from the ac input, but serve only as high-frequency filters. By
introducing a double-line frequency component to control vC 1
and vC 2 , C1 and C2 are able to additionally store the double-line
pulsation power, thereby mitigating the double-line frequency
ripple at the dc output.
Assuming that the input capacitor voltages are in the general
form of
vc1 = Vd + kVmax sin(ωt) + B sin(2ωt + ϕ) (13)
vc2 = Vd + (k − 1)Vmax sin(ωt) + B sin(2ωt + ϕ) (14)
where k is the ratio of the amplitude of the line-frequency com-
ponent for the high-side converter against the amplitude of the
line voltage Vmax , and B is the amplitude of the double-line
frequency components that are newly introduced into vC 1 and
vC 2 . The double-line frequency components are injected differ-
entially such that (11) is still satisfied.
The current flow into C1 and C2 can be derived, respectively,
as
ic1 = C1
dvc1
dt
= kC1ωVmax cos(ωt) + 2ωC1B cos(2ωt + ϕ)
(15)
ic2 = C2
dvc2
dt
= (k − 1)C2ωVmax cos(ωt)
+ 2ωC2B cos(2ωt + ϕ). (16)
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Fig. 8. Fourth-harmonic output current ripple analysis (Vmax = 155.5 V, Vd = 200 V, C1 = C2 = 15μF, and Ro = 39 Ω). (a) Averaged dc current Io and
ripple amplitude I(4ω ) versus output power Po . (b) Ripple factor versus output power Po .
Fig. 9. Flow path of the current of double-line frequency power component in the proposed differential rectifier. (a) Through capacitors. (b) Through inductors.
(c) Through capacitors and inductors.
The average input current of the converters in the rectifier can
be derived as
i1 = iac − ic1 = Imax sin(ωt)− kC1ωVmax cos(ωt)
− 2ωC1B cos(2ωt + ϕ) (17)
i2 = −iac − ic2 =−Imax sin(ωt)− (k − 1)C2ωVmax cos(ωt)
− 2ωC2B cos(2ωt + ϕ) (18)
where Imax is the peak amplitude of line current.
Assuming the converters to be lossless, the input power equals
the output power, of which the inductor currents can be derived
as
iL1 =
i1 × vc1
Vo
=
i1
dhigh
and iL2 =
i2 × vc2
Vo
=
i1
dlow
. (19)
From (17)–(19), the total output current is given as
io = iL1 + iL2 = Io + io(ω ) + io(2ω ) + io(3ω ) + io(4ω ) (20)
where Io is the dc component of total output current, and io(ω ) ,
io(2ω ) , io(3ω ) , io(4ω ) are, respectively, the first-, second-, third-,
and fourth-harmonic current components present in the total
output current io . Detailed expressions of these components are
given as follows:
Io =
ImaxVmax
2Vo
=
Pac avg
Vo
(21)
io(ω ) = [kC1 − (1− k)C2 ]
(
− ωVmaxVd
Vo
cos(ωt)
+
ωBVmax
2Vo
sin(ωt + ϕ)
)
(22)
io(2ω ) = −ImaxVmax2Vo cos(2ωt)−
2ωB(C1 + C2)Vd
Vo
× cos(2ωt + ϕ)− (k2C1 + (1− k)2C2
) ωV 2max
× 2Vo sin(2ωt) (23)
io(3ω ) = [kC1 − (1− k)C2 ]
(
−3ωVmaxB
2Vo
sin (3ωt + ϕ)
)
(24)
io(4ω ) =
ωB2(C1 + C2)
Vo
sin(4ωt + 2ϕ) (25)
where Pac avg is the average value of the source power.
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Fig. 10. Waveform control parameters determination flowchart using capaci-
tor scanning.
Fig. 11. Plot of C, B, and Vd (where C = C1 = C2 ) for a Po = 50 W design
that is based on (33).
Careful examination of (22) and (24) shows that io(ω ) and
io(3ω ) will always be zero as long as
kC1 = (1− k)C2 (26)
is satisfied.
Moreover, by equating io(2ω ) in (23) to zero and combining
it with (26), it can be derived that io(ω ) , io(2ω ) and io(3ω ) will
be eliminated when (27) to (29) are complied
k =
C2
C1 + C2
(27)
Fig. 12. Simulated reference voltage and current waveforms of the buck
differential rectifier for C1 = C2 = 15 μF, Po = 50 W, Vin = 110 sin(ωt),
Ro = 39 Ω.
Fig. 13. Control blocks of the differential buck rectifier with a current bang–
bang controller.
Fig. 14. Simulated operation waveforms of differential buck converter for
Vd = 200 V, Po = 50 W, Ro = 39 Ω.
B = − Vmax
4ω(C1 + C2)Vd
√
I2max + (kC1ωVmax)2 (28)
ϕ =
π
2
− sin−1 Imax√
I2max + (kC1ωVmax)2
. (29)
The component io(4ω ) cannot be eliminated when only the
double-line frequency component is introduced in the control
of vC 1 and vC 2 . This component will eventually present as
output current ripples. The ripple factor (which is the ratio of the
current ripple amplitude over the dc averaged current) of output
current can therefore be derived as shown in (30). Fig. 8 shows
the calculated results of the ripple current amplitude I(4ω ) , the
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Fig. 15. Amplitude of double-line-frequency current component on the respective power devices for different combinations of C1 and C2 using waveform
control (dual-cap case: C1 = C2 = 15 μF, single-cap case: C1 = 0, C2 = 30 μF).
averaged dc current Io , and the ripple factor under the condition
of Vmax = 155.5 V, Vd = 200 V, C1 = C2 = 15μF, and Ro =
39 Ω. It can be seen from Fig. 8(b) that the ripple factor is
low over a wide power range. A more complicated form of vC 1
and vC 2 would be required for the full elimination of all the
low-frequency ripples. However, this is often unnecessary since
such ripples are normally very low. Therefore, with the proposed
inductor-current waveform control method, only a small non-E-
Cap is required for the dc output of the circuit
factorripple(io) =
I4ω
Io
=
2ωB2(C1 + C2)
ImaxVmax
. (30)
It must be emphasized that the inductor-current waveform
control method is applicable to the general family of differen-
tially connected rectification systems (e.g., full-bridge or half-
bridge topologies) for eliminating the dc-link E-Cap. Consider-
ing that many existing rectification systems have already been
implemented with the full-bridge topologies, one immediate
advantage of the proposed method is that, without any major
hardware modification to the existing systems, the prolonging
of the system’s lifetime is possible with only a slight change of
the control methodology.
B. Input Capacitors Optimization and Waveform
Control Parameter Design
For the same system where the line voltage and current are the
same, (27)–(29) indicate that a different combination of the input
capacitors C1 and C2 will require different waveforms of vC 1
and vC 2 . From an efficiency viewpoint, the optimum selection
of the input capacitors can be found by studying the flow path of
the double-line frequency power component. Fig. 9 shows the
three possible current flow paths of the double-line frequency
power, i.e., either 1) through the capacitors, 2) the inductors,
or, 3) both the inductors and capacitors. Since the inductors are
usually more lossy than capacitors [19], it is preferable to have
TABLE II
SPECIFICATIONS OF BUCK DIFFERENTIAL RECTIFIER
Input line parasitic inductance 3.67 μH
Input voltage Va c (RMS) 110 V
Output voltage Vo 43.6 V
Fundamental frequency f 50 Hz
Switch frequency fs around 50 kHz
Inductors (L1 , L2 ) 600 μH, 6 A
Capacitors (C1 , C2 ) Dual cap case: C1 = C2 = 15 μF, 600 V, film cap
Single cap case: C2 = 30 μF, 600 V, film cap
the double-line frequency power flowing through the capaci-
tors instead of the inductors. When the flow path in Fig. 9(a)
is realized, no double-line frequency power flows through the
inductors.
As L1 and L2 are placed on the dc side, the study of the
double-line frequency power in the inductors is equivalent to the
study of their respective double-line frequency current. From
(19) and by considering (27)–(29), the double-line frequency
content in the inductor currents can be derived as
iL1(2ω ) =
(
C1 − C2
C1 + C2
)(
VmaxImax
2Vo
cos(2ωt)
+
ωV 2maxC1C2/(C1 + C2)
2Vo
sin(2ωt)
)
(31)
iL2(2ω ) = −
(
C1 − C2
C1 + C2
)(
VmaxImax
2Vo
cos(2ωt)
+
ωV 2maxC1C2/(C1 + C2)
2Vo
sin(2ωt)
)
. (32)
It is evident from (31) and (32) that the double-line frequency
current component in the inductors will be simultaneously zero
if C1 and C2 are equal. Otherwise, the double-line frequency
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Fig. 16. Experimental results of differential buck converter with operating conditions Po = 50 W , Ro = 39 Ω, Co = 0.47 μF for the dual-cap case of
C1 = C2 = 15 μF. [(a) Inductor currents iL 1 (pink), iL 2 (blue) and output current io (orange), (b) vC 1 (pink), vC 2 (blue), vac (orange), (c) vac (orange), iac
(green), (d) FFT analysis results for iac (orange) and for io (green). Scales: iL 1 , iL 2 : 2 A/div, io : 1 A/div, vC 1 , vC 2 , vac : 100 V/div, iac : 2 A/div, FFT for iac :
200 mA/div, FFT for io : 500 mA/div.
current component will flow through the inductors. If C1 =
C2 = C, then k, B, and ϕ of (27)–(29) will be simplified as
k =
1
2
(33)
B = − Vmax
8VdωC
√
I2max + ω2C2V 2max/4 (34)
ϕ = sin−1
Imax
√
I2max + ω2C2V 2max/4
− π
2
. (35)
In this way, the double-line frequency power flow path de-
scribed in Fig. 9(a) for reducing the conduction loss in the
rectifier circuit will be realized, and a higher energy efficiency
of the circuit can be obtained.
Once the optimal k parameter is determined, the optimal ca-
pacitance ratio is also derived, that is, C1 = C2 . The capaci-
tances of C1 and C2 should be selected in such a way that 1) the
ripple factor defined in (30) satisfies the design criteria, e.g., less
than 5%; 2) the capacitor voltages vC 1 and vC 2 in (13) and (14)
are always higher than the output dc voltage Vo at all desired
loading conditions, of which otherwise the two bidirectional
buck converters cannot operate properly; 3) the peak value of
vC 1 and vC 2 must be within acceptable range, e.g., within spec-
ified voltage stress range; and 4) the capacitance of C1 and C2
should be minimal such that the use of E-Cap in the circuit can
be avoided.
Bearing in mind the above capacitor selection rules, the wave-
form control parameters can be designed through capacitor scan-
ning using the flowchart shown in Fig. 10. First, estimate a small
capacitor value for C1 and C2 . Then, the maximum waveform
parameter B is derived based on the ripple factor requirements
according to (30). With the derived B and by using (28), pa-
rameter Vd can be determined. The capacitor voltage must fall
within the limits of the output voltage and satisfy the voltage
stress requirement. Otherwise, the capacitance is increased, and
then, the calculation is repeated until a suitable value of the
capacitance is found.
C. Simulation Verification
Based on (34), the parametric relationships of C, B, and Vd
for a buck differential rectifier is derived and plotted as shown
in Fig. 11 (assuming that Po = 50 W, vac = 110
√
2 sin(2 ∗
π ∗ 50t) and C1 = C2 = C). Using the above capacitance
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Fig. 17. Experimental waveforms of the differential buck converter with a resistive-capacitive load (Po = 50 W, Ro = 39 Ω, Co = 47 μF, dual-cap case).
[(a) inductor currents iL 1 (pink), iL 2 (blue) and output current io (orange). (b) vC 1 (pink), vC 2 (blue), vac (orange). (c) vac (orange), iac (green). (d) FFT
analysis results for iac (orange) and for io (green). Scales: iL 1 , iL 2 : 2 A/div, io : 1 A/div, vC 1 , vC 2 , vac : 100 V/div, iac : 2 A/div, FFT for iac : 200 mA/div, FFT
for io : 500 mA/div]
selection rule and waveform control parameter design flowchart,
the following parameters are chosen and applied in this study:
C1 = C2 = C = 15μF, k = 0.5, Vd = 200 V, B = −15.27
V, and ϕ = 0.52 rad. The voltages across C1 and C2 are,
respectively
vc1 = 200 + 77.78 sin(ωt)− 15.27 sin(2ωt− 0.52) (36)
vc2 = 200− 77.78 sin(ωt)− 15.27 sin(2ωt− 0.52). (37)
Similarly, the inductor currents and output current can be
derived from (19) and (20). The simulated reference and ex-
pected waveforms of vC 1 , vC 2 , iL1 , iL2 , and Io for operating
the rectifier with the waveform control are recorded in Fig. 12.
From Fig. 12(a), it is shown that the ac content of vC 1 and
vC 2 are clearly of a distorted form, but their differential value
is still the ac line voltage. From Fig. 12(b), it is shown that the
low-frequency ac components of iL1 and iL2 cancel out with
one another, leading to the output current io containing only
a small portion of the low-frequency content. The amplitude
of the ripple current io is 4.43% (0.05 A) of the average dc
current (1.13 A) and is in good agreement with the calculated
results shown in Fig. 8. This is in contrast to io that is achievable
by traditional means without waveform control [refer to (12)],
where the ripple amplitude is 100% (1.13 A) of the average dc
current. The low-frequency ripple has been suppressed almost
23 times with the inclusion of waveform control.
Given the inductor current references in Fig. 12, two simple
bang–bang controllers are then employed for regulating the in-
ductor currents. The control blocks are shown in Fig. 13, and the
simulated waveforms of the differential buck rectifier are shown
in Fig. 14. As illustrated in Fig. 14(a), iL1 and iL2 are capable of
tracking their respective references. The simulated output cur-
rent ripple amplitude of io is 0.3 A, which is 27% of the average
dc current of 1.13 A. It should be noted that no output capaci-
tor is used in the system, and most of the presented ripples are
actually of high-frequency content, which can be easily filtered
out using an output high-frequency filter if desired. Fig. 14(b)
shows the input voltage and current waveforms. A sinusoidal ac
current in phase with the input line voltage is observed.
The flow of the double-line frequency current components
through all devices is analyzed. The results are presented in
Fig. 15. It is clear that when C1 = C2 , the double-line fre-
quency current flows mainly through C1 and C2 , and T1-T4 .
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A small amount of iL1(2ω ) and iL2(2ω ) still exists due to control
imperfection.
A different set of simulation with C1 = 0, C2 = 30 μF
(known as single-cap case) is conducted to demonstrate the
effectiveness of optimizing the capacitor combination. From
(27)–(29), the waveform parameters are determined as k = 1,
B = −13.26 V, Vd = 200 V, and ϕ = 0. The associated double-
line frequency currents are presented in Fig. 15. The double-line
frequency current flows through every device but with a higher
amplitude in C1 , C2 , T2 , T3 , T4 , L1 , and L2 than those of the
dual-cap case. Higher values of iL1(2ω ) and iL2(2ω ) imply more
double-line frequency power flowing through the inductors and
therefore a higher power loss and lower energy efficiency of the
circuit.
IV. EXPERIMENTAL VALIDATION
A. Experimental Setup
A prototype of the buck differential rectifier with the wave-
form control and conduction loss reduction is constructed and
tested. The design of the rectifier which comprises two buck
converter follows that of conventional PFC buck converter de-
sign principles, but with a smaller input voltage range. To avoid
obscuring the essential of this paper which is on the wave-
form control method, the design details of the differential rec-
tifier will be omitted. Table II gives the rectifier’s specifica-
tions. LABVIEW is used to calculate and generate the desired
inductor current reference signals according to (19) based on
the optimal values of k, B, and ϕ. Two hysteresis controllers
are used to independently control iL1 and iL2 such that the
respective references are tracked. It will be shown that with
the proposed waveform control method, a direct ac/dc differ-
ential rectifier with mitigated double-line frequency ripple on
the dc side can be realized. It must be emphasized that no E-
cap is used in the experimental setup. For the dual-cap experi-
ment (C1 = C2 = 15 μF), the adopted parameters are k = 0.5,
Vd = 200 V, and B = −15.27 V, and ϕ = 0.52. For single-cap
experiment (C1 = 0, C2 = 30 μF), the parameters are k = 1,
Vd = 200 V, B = −13.26 V, and ϕ = 0.
B. With Resistive and Resistive-Capacitive
Load (Dual-Cap Case)
Fig. 16(a)–(c) shows the measured voltage and current wave-
forms of the proposed buck differential rectifier in a dual-cap
configuration, with the waveform control and operating at 50-W
output, with a pure resistive load of Ro = 39 Ω. In this exper-
iment, Ro is connected in parallel with a very small capacitor
(Co = 0.47μF) to filter the high-frequency switching ripple.
The capacitor does not affect the dominant resistive property of
the load.
Fig. 16(a) shows the waveforms of iL1 and iL2 , and the output
current io , which is the sum of iL1 and iL2 . With the proposed
waveform control, the low-frequency current ripple at the dc
output is substantially mitigated. The amplitude of output cur-
rent ripple is 0.27 A (23% of average (dc) output current 1.15 A.
The result is similar with that obtained in simulation (27%).
TABLE III
RMS CURRENT IN COMPONENTS FOR DIFFERENT C1 AND C2 COMBINATIONS
(Po = 50 W)
L1 L2 T1 T2 T3 T4 C1 C2
Dual-cap case (A) 2.43 2.43 1.15 2.14 1.15 2.14 0.52 0.52
Single-cap case (A) 2.57 2.23 1.07 2.34 1.1 1.9 0 0.91
TABLE IV
CURRENT STRESS ON POWER DEVICES FOR DIFFERENT C1 AND C2
COMBINATIONS (Po = 50 W)
T1 T2 T3 T4
Dual-cap case (A) 4.68 4.71 4.68 4.71
Single-cap case (A) 6.06 6.1 4.7 4.7
Fig. 16(b) shows the waveforms of vC 1 , vC 2 , and vac . Since
no direct capacitor voltage regulation is employed, the dc com-
ponent of vC 1 and vC 2 presents some deviation from the ex-
pected value of Vd , which is attributed by the power losses of
the converters. The results will be improved if a voltage regula-
tion controller is applied, by which means the averaging voltage
of vC 1 and vC 2 , that is Vd , can be regulated. Fig. 16(c) and
(d) shows the waveforms of vac , iac , and the FFT spectrum
of the line (iac) and the output current (io ), respectively. It is
shown that a good PF with low-harmonic contents is achieved.
Line current contains negligible (2.69%) 100-Hz (second har-
monic) current component and 11.9% of the third-harmonic
current component. The measured total harmonic distortion of
the input current is 10.45% with a PF of 0.97. These measure-
ments are within the limit of Class C regulation. It should be
noted that only a small input filter is included in the circuit since
C1 and C2 are adequate to filter the high-frequency content in
iac . For output current io , the 100 Hz content is only 4.2% of
the average current.
Fig. 17 shows the operation waveforms of the rectifier with a
resistive-capacitive load (Ro = 39 Ω, Co = 47 μF). Compared
with the results given in Fig. 16, similar operating waveforms
have been captured. With increased output capacitance, the out-
put current ripple, especially the high-frequency components,
has been further suppressed.
C. Comparative Study of Different Input
Capacitors Combination
Another set of experiment with C1 = 0 and C2 = 30 μF
(single-cap case) is carried out to validate the result of input
capacitor optimization. Table III illustrates the measured RMS
current of the inductors L1 and L2 , capacitors C1 and C2 , and
the four active switches with an output power of 50 W. It can be
seen that iL1 and iL2 in the single-cap case are 2.57 and 2.23 A,
respectively; while they are both 2.43 A in the dual-cap case.
Table IV shows the current stress of various switches for both
cases. Theoretically, the current stress of T1 and T2 , as well as
T3 and T4 should be the same. The tiny current stress differences
in Table IV are mainly caused by measurement inaccuracy. It is
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Fig. 18. Efficiency comparison between dual-cap case and single-cap case.
found that the single-cap case has a higher current stress on T1
and T2 than the dual-cap case. In the dual-cap case, the current
stress has been suppressed by more than 22.7% (1.39 A). Also,
the stress is more evenly distributed among all switches than in
the single-cap case.
Finally, the system efficiency curves of both cases are com-
pared and are shown in Fig. 18. It is observed that when the
output power level is higher than 50 W, the dual-cap case has
a higher energy efficiency than the single-cap case. The im-
provement in efficiency increases as the power level goes higher.
When the output power is below 50 W, it is found that the single-
cap case cannot function properly since there are instances when
the input capacitor voltages vc1 and vC 2 are lower than the ex-
pected output voltage, as have been discussed in Section III-B.
Different capacitance and waveform parameters must be se-
lected for the differential rectifier to operate below 50 W. For a
detailed design flowchart, refer to Section III-B. As for dual-cap
case, however, a wider operation range has been observed.
V. CONCLUSION
A type of E-cap-less ac/dc differential rectifier system with
current-waveform control technique is proposed in this paper
for direct rectification applications. The configuration is based
on a structure of having two bidirectional dc/dc converters in
series-input and parallel-output connections. To complement the
feature of this rectifier configuration, waveform control is ap-
plied to mitigate the double-line frequency current ripple of the
dc output, thereby allowing the removal of the electrolytic stor-
age capacitor that is typically required in such systems. Math-
ematical derivations and analysis are provided in the paper to
validate the concept, using the buck differential rectifier as a
case study example. Moreover, the conduction loss of double-
line frequency power flow can be minimized through parameter
optimization. Experimental results show that the idea is feasi-
ble and workable for this configuration. The idea of the direct
ac/dc differential rectifier is extendable to other combination
of converters, connected differentially, with or without galvanic
isolation, for single phase or multiphase applications.
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